allow intermixing of input and output events which is the case We present a method for verifying the realizability of a timing in TD specifications. diagram, ensuring the synthesis of the underlying interface is Many previous approaches dealt with interface synthesis. The possible. If necessary, a heuristic is introduced to render method of Nestor and Thomas [8] is based on behavioral synexplicit hidden timing constraints implied by the specification. thesis, is limited to synchronous interfaces with linear con-A relative schedule of output events is computed, accepting straints and might lead, for complex interfaces, to tedious input events from the complete timing space defined by the specifications. Furthermore, the method does not determine assumed constraints on the environment. the adequate clock rate automatically. 'ne well known work by Borriello [7], based on templates, has, its own limitations. It Keywords deals only with linear constraints, and imay gives rise to race Timing diagrams, timing constraints, realizability, relative conditions. Another approach is described in [9,11] using proscheduling, synthesis.
components. The communication protocol between compo-constraints. It consists of deriving a new timing diagram from nents is characterized by temporal constraints, hence the the original one, containing all the given constraints on input proper timing of the interface controllers is crucial. Because events, and all the initial constraints and some new constraints of their simplicity, and expressiveness, timing diagrams (TDs) on the output events such that the sclhedule of each output are used to specify the behavior of interfaces. Our work deals event depends only on its immediate parents. with the realizability of TD specifications, and the subsequent synthesis of interface controllers. Maximum separa-2 Background tion [2, 3, 4, 5, 6, 14] , consistency [6] , satisfiability [6] , realizabil-2. I ZnterfQce specijications ity and causality [l] are among the most important concepts An interjiace gonsists of a set of channels called ports serving developed in the literature on TDs with quantitative timing to exchange information between a system and its environconstraints. Maximum separation determines temporal dis-ment, a set of rules defining a protocol of communication, and tances between events in the TD, and it constitutes the basic timing relationships between events occurring on the ports. computation on TDs that is used in other aspects of analysis. The interface behavior can be specified using timing diagrams Consistency ensures that the given system of constraints has at (TDs). An event graph EG can be associated with each TD: least one solution. Compatibility verifies whether devices built EG = (E,C) where the set of vertices E corresponds to the set according to their TD specifications can correctly interact of events and the set of directed edges C corresponds to a set when connected together. Authors of [l] define causality of constraints C = (qj = (ei, e j [lc ui,]) I ei, ej E E } . To each property as a sufficient condition of realizability and give a event ei, we assign an occurrence tim,e of ei denoted by t(ei) more elaborate solution to compatibility based on causality. In such that lij I t ( e j ) -t ( e i ) S u . . for d l cu E C. Occurrence this work we present a new method for determining whether a time as well as upper-bounds are supposed to be non-negative TD is realizable. Our method can deal with concurrent con-reals. qj is a precedence constraint if Ziiuij >O. Otherwise, it is straints between input and output events not allowed in [l], a concurrent constraint. A constraint is explicit if it figures in and no causal partition over events is necessary, thus avoiding C; it is implicit if it can be deduced by some computation (e.g. the complexity of determining causal partitions as in [ 161. The maximum separation). For a constraint cij = (ei, e j [le U$, ei relative scheduling used in our method constitutes a generali-is called parent of ej. An event (nodeli is said to be a converzation of relative scheduling, since the assume constraints can gence event (node) if it has more than lone parent. be bounded compared to unbounded only in [lo]; we Also A direction is associated with each event: input or output. Denote by Z the set of all input events, and 0 the set of all output events. E = Z V 0 and Z n 0 = 0. A timing constraint cij = (e. e., [lij ui,] ) is a commit constraint if e, E 0, otherwise it is an assume constraint. We denote by A (respectively K) the set of assume (commit) constraints over E, A U K = C. A commit constraint is under the control of the designer, since it concerns an output event to be produced by the system under construction. An assume constraint is guaranteed by the environment, and we cannot force any specific separation time between events ei and ej We denote by CS-G, CS-A and CS-K the system formed by all timing constraints in C, the assume constraints in A and the commit constraints in K, respectively. 
Timing analysis
Analysis of the timing behavior of the interface is crucial for two purposes. First, for interface verification, to check if the implemented circuit satisfies all timing requirements, so that all output events will be produced within the time interval required and expected by the circuit's environment. Second, for synthesizing digital circuits, to determine delays within which output events must be produced.
I Maximum separation
A separation time is the difference between the occurrence times of a pair of events: (si, = t(e,) -t(ei)).The computation of the maximum separation times between events in a timing diagram does not take into account the nature of events (input or output) but only the system of constraints CS-G. Several algorithms have been developed for computing the maximum separation. The complexity of these algorithms depends on the type of the timing constraints allowed [2] [3] [6, 7] [ 13][ 141. An event graph is said to be tight if the bounds of each constraint correspond exactly to the maximum separation on the whole event graph.
Consistency
Definition 1 [6] An event graph (E, C) is consistent if and only if the set of n-tuples (t(el), ..., t(en)) satisfying C is not empty. Note that consistency does not take into account the nature of the events. This does not guarantee that a given specification is implementable. Inethe example of Figure 1 , we can assign an occurrence time to each event such that all given constraints are satisfied. For example, (t(il), t(i2), t(ol), t(02)) = (0, 10, 10, 30) is a solution. But we cannot find any possible assignment when the environment produces the event i2 at time 100 after il which it is free to do.
Realizability
Let EG = (E, C ) be an event graph, C = A v K. IAl = m. Let e = (el, . . ., ek) be a tuple of events in E, and denote by t(e) the vector of occurrence times (t(el), . . ., t(ek)). Let 0, be a set of all output events which constitute the source events for constraints in A, 0, = {e, E 0 I ci, E A } , lOsl = 4. For each constraint q, E A (respectively K ) , we write Si, = t(ej) -t(ei) (yij = t(e,) -t(ei)). The interval [lij, ui,] is denoted by Zij, we have Si, E li, for linear constraints. We denote by 6 the vector of Si, corresponding to all ci, in A.
Definition 2 A function f from (R')" to R+ is a causal function if and only if it is a constant function or for each vector x = (xl, ..., 
I VerBcation of realizability
is not possible unless all constraints affecting z are satisfied judicious modifications can be done to the constraints Local consistency (defined in the following subsection) is ver-determining which commit constraint modify and/or to add, ified for all convergence nodes. If it does not hold, we either without altering the given aSSume constraints nor causing any timing inconsistency. Figure 2 illustrates the different possisuggest corrections to the system or tighten commit conbilities. 05 does not verify the local consistency property, we straints to obtain the local consistency property. Consider should enforce the implicit assume constraint between i3, i2 to A. Local consistency be in [-30,401 . To obtain this condition we look among the We suppose that all constraints are tight. The set of constraints events in the graph for a new constraint induces a partial order on the events, from which we can which could be in this case (i3,03, [-4C), 201). Suppose without obtain a total order. Let US consider the 1 s t convergence node loss of generality, that the implicit assume constraint to be z according to this total order with two parents el and e2 and enforced is between el and e2 With interval [m, MI, and an constraints (el, z, [ml, MI]), (e> z, [m>~zl>. The firing time output event Ok is a parent of e2 with a constraint of z must satisfy:
such that the commit (el, ok, [ l , U]) is to be t(e2) 5 M~. This implies the following condition on the sepa-added, then such commit should verify the following condi-
C. Finding a locally consistent constrained event graph
Firing Of an event 2, by either the environment Or the In c a e when an EG does not verify local consistency, and this is for all the possible Occu*ence times of past even& to it locally consistent. ne prol,lem is thus reduced to tion:
By examining recursively the different sub-graphs, we obtain the sub-graph containing { il, 0 1~0 2 , o,l). 04 is not locally consistent, but we can add a commit constraint (01,02, [-lo, 201) ration time s12 between el and e2: EG' is less than or equal to the maximum separation time s12 a .~~~~c o n s t r a i n t s * '
Step2: sort the list of convergence nodes in a reverse topological order (s2]) computed over ( e l , e2, z ) . EG is said to be locally con-step3: sistent if the last event z and the sub-graph EG' are locally foreach convergence node consistent.
(determine its parents Algorithm for finding a locally consiitent event graph: time s12 of el, e2 (respectively szl of e2, e l ) computed over /* warnings are generated on each eventual modification of ~~~~~l~: consider the event graph EG of ~i~~~~ 2, o5 is the last event and is not locally consistent. The relative scheduling is given in time units. A method similar to [I61 can be used to produce schedules in terms of clock cycles.
local consistency property for all events in the timing diagram. This technique can be used to generate a proposition of modification for a non realizable timing diagrams. We derived a synthesis method for interface controllers starting from timing diagram specifications with linear constraints. This method is based on a relative scheduling of output events from its immediate parents. Such a method of scheduling has the advantage of generating minimum offset delays for A L A P scheduling, and it constitutes a generalization of reIative scheduling.
